

# How do I test a JFET for Small Signal Forward Transfer Admittance on my curve tracer?

Question:

## How do I test a JFET for Small Signal Forward Transfer Admittance on my curve tracer?

Answer:

**Small Signal Forward Transfer Admittance -  $|Y_{fs}|$**

**(aka Small Signal Transconductance -  $G_m$ )**

What It Is:

Small signal forward transfer admittance is the ratio of a change in  $I_D$  to a change in  $V_{GS}$ , with the initial  $V_{GS}$  value usually = 0. The ( $\Delta I / \Delta V$ ) ratio is commonly referred to as small signal gain and is given in units of mhos (Siemens).

On the curve tracer,  $|Y_{fs}|$  is checked by measuring the difference in  $I_D$  between two curves. The Collector Supply drives the drain and the Step Generator drives the gate. The Step Generator provide two values of  $V_{GS}$

(i.e.  $V_{GS}=0$  and  $V_{GS}=0$  - one step). The change in drain current is divided by the change in gate voltage to arrive at  $|Y_{fs}|$ .

What The Display Shows:

The display shows  $V_{DS}$  on the horizontal axis, and  $I_D$  on the vertical axis. With the Step Generator providing gate drive, two curves will be displayed - the first at  $V_{GS}=0$  and the second at  $V_{GS}=0$  minus the value of one step.

The specification is met when  $|Y_{fs}|$  is between the specified min/max limits.

How To Do It:

1. Set controls:

- A: Max Peak Volts to the lowest setting above the specified  $V_{DS}$
- B: Max Peak Power Watts to the lowest setting that satisfies ( $I_D \times V_{DS}$ )
- C: Horizontal Volts/Div to display  $V_{DS}$  between the 5th and 10th horizontal divisions
- D: Collector Supply Polarity to (+DC) for N-channel or (-DC) for P-channel
- E: Vertical Current/Div to display ( $\text{Max } Y_{fs}/V_{GS}$ ) between the 5th and 10th vertical divisions
- F: Configuration to (Base/Step Gen, Emitter/Common)
- G: Step Generator to Voltage
- H: Step Generator Polarity to apply reverse bias (- for N-channel), (+ for P-channel)

I: Step Mult .1X to On

J: Number of steps to one

K: Step/Offset Ampl to approx 1% of the specified VDS

L: Variable Collector Supply to minimum % (full ccw)

M: DotCursor ON

2. Apply power to the JFET:

A: Position the Left/Right switch as appropriate

B: Slowly increase the Variable Collector Supply % until the specified VDS is reached.

3. Readjust scale factors:

Readjust Vertical Current/Div to display ID(max) between the 5th and 10th vertical divisions

4. Take the readings:

A: Place the Dot cursor on the ID(max) curve, and note the ID reading - ID1

B: Place the Dot cursor on the ID(min) curve, and note the ID reading - ID2

5. Calculate |Yfs|

Calculate, using the formula:  $[(ID1 - ID2) / \text{Step Amplitude}]$

6. Compare to data sheet specifications:

Check that |Yfs| is within the specified min/max limits

Was this helpful?

[1]

33%

[2]

67%

24 customers have rated this FAQ

**FAQ ID:** 835710

[View all FAQs](#) [3] »

**Source URL (retrieved on 2012-11-14 22:57):** <http://www.tek.com/support/faqs/how-do-i-test-jfet-small-signal-forward-transfer-admittance-my-curve-tracer>

**Links:**

[1] <http://www.tek.com/print/835710?rate=72cb4411e3c61cb9d9e3adcb9f6d3>

[2] <http://www.tek.com/print/835710?rate=5ae692d379e78a1d98aedca02adb8773>

[3] <http://www.tek.com/faq>